A multi-chip module implementation of a neural network | IEEE Conference Publication | IEEE Xplore