An automated failure analysis (AFA) methodology for repeated structures

This paper presents a new testing methodology that provides an automated approach to identifying and debugging yield limiting process faults for integrated circuits containing regular arrays. To illustrate the power of this new method, a detailed example of a real life SRAM problem is presented. This example shows the origin of a fault that eludes most industry standard test patterns and suggests how the newly developed AFA methodology recognizes it.<>