High-speed, low-voltage design for high-performance static RAMs

High-speed, low-voltage design is key to attaining high-performance static RAMs. This paper describes high-density memory cell designs and high-speed, low-voltage circuit designs for CMOS and BiCMOS (ECL CMOS) static RAMs.<>