Fixed size array architectures for computing arithmetic Fourier transform

The authors propose modular and area efficient VLSI architectures for computing the arithmetic Fourier transform (AFT). The proposed design uses 2p+1 PEs and external memory of size O(N) to compute 2N+1 Fourier coefficients, 1>