Analytical models for sizing of VLSI power/ground nets under electromigration, inductive and resistive constraints | IEEE Conference Publication | IEEE Xplore