Common VLSI architecture for a practically useful residue number system

An architecture is presented for carrying out modulo arithmetic in a practically useful residue number system. An important feature of this is that it allows a single hardware design to be used for all moduli. An application of this architecture is described for computing inner-products in convolutions, transforms and matrix-vector operations.<>