1/f noise corner modeling

This paper presents a new accurate method for generation of 1/f noise worst cases (WC) based on statistical measurement data. This is implemented in existing state of the art design simulators with a scaled flicker noise model for CMOS. Verification is shown on a noise sensitive analog circuitry as a benchmark for robust flicker noise design. The methodology presented can easily be extended to other devices like BJTs or any other