Uncertainty and sensitivity analysis in high speed device modeling

The simulated annealing (SA) algorithm is extended to extract uncertainty and sensitivity information from the equivalent circuit modeling process. This information is obtained from the probabilistic space exploration process applied in SA. The results obtained from modeling a novel collector-up heterojunction bipolar transistor (HBT) are presented.<>