Compact implementation of linear weighted CMOS transconductance adder based on the flipped voltage follower

A new implementation of a resistorless and capacitorless scheme for continuous time highly linear weighted additions is presented. It is based on a circuit denoted "flipped folded voltage follower". Simulation and experimental results from a test chip prototype in 0.5mum technology validate the proposed circuit