Process-insensitive modulated-clock voltage comparator

A comparator design methodology is proposed that is digitally calibrated for process variability and digitally-synthesizable. The proposed comparator design was fabricated in a 0.18-mum CMOS process. Experimental results demonstrate that the comparator does compensate for process variation, with an 8-bit resolution while operating at a sampling rate of 25 MHz