Specification and Verification of Digital Logic and PLCs using an Automaton Model with Delays

Some techniques and languages which support the design of digital logic have been traditionally presented. In this paper, we propose a new automaton model which enables to concisely specify digital logic and PLCs including delay and time-control by introducing two kinds of delays. Moreover, we develop a support tool which can intelligibly simulate the behavior of a system specified by this automaton model.