Device sizing for silicon compilers using CSL | IEEE Conference Publication | IEEE Xplore