Litho area cycle time reduction in an advanced 300mm semiconductor manufacturing line

In this paper, we describe new methodologies used to decrease the cycle time in a semiconductor fab's litho area. New types of analysis have been used, such as EPT for cluster systems, effective utilization, and cluster uptime