Area optimization in deep sub-micron VLSI design | IEEE Conference Publication | IEEE Xplore