Optimal Order of the VLSI IC Testing Sequence

In this paper we introduce a technique which manipulates the order of tests to minimize the length of the testing sequence. Probabilities of fault occurrences which are analyzed in terms of random phenomena inherent in VLSI manufacturing process are used to determine this optimal testing order. Simulation of the PLA testing process indicates that there exist possibilities for the significant improvement in testing efficiency of the actual VLSI circuit.