Transistor Level Test Generation for MOS Circuits | IEEE Conference Publication | IEEE Xplore