Integer pair representation for multiple-output logic | IEEE Conference Publication | IEEE Xplore