On the analysis and design of neural nets with an implementation via CMOS VLSI | IEEE Conference Publication | IEEE Xplore