Selectively-Implanted Collector Profile Optimisation for High-Speed Vertical Bipolar Transistors | IEEE Conference Publication | IEEE Xplore