Run-time reconfigurable hybrid multiprocessor cores

In this paper we present the application of a novel dynamic partial reconfiguration framework, called Tornado, to a hybrid (hardware and software) core. The target is an intelligent ATA host core with two tiny embedded microprocessors. We evaluate the implementation results of the reconfigurable core and its integration into a CSoPC design with others Tornado compatible modules.