63 ps ECL circuits using advanced SICOS technology

A high speed silicon bipolar transistor structure and very high speed ECL circuits are demonstrated. The circuits were fabricated with an advanced SICOS technology featuring emitter shallow profile and very shallow graft base regions. Minimum gate delay of 63 ps/G at FI=1 and 79 ps/G at FI=3 were obtained with advanced SICOS technology.