VA-6 two-dimensional simulation of latch-up in CMOS structure | IEEE Journals & Magazine | IEEE Xplore