Polysilicon n+p-n+structures for memory redundancy | IEEE Journals & Magazine | IEEE Xplore