The design of a processor architecture capable of forward and reverse execution | IEEE Conference Publication | IEEE Xplore