Advanced compact modeling of logic devices toward CMOS scaling limits | IEEE Conference Publication | IEEE Xplore