Loading [MathJax]/extensions/TeX/euler_ieee.js
Analog circuits in ultra-deep-submicron CMOS | IEEE Journals & Magazine | IEEE Xplore

Analog circuits in ultra-deep-submicron CMOS


Abstract:

Modern and future ultra-deep-submicron (UDSM) technologies introduce several new problems in analog design. Nonlinear output conductance in combination with reduced volta...Show More

Abstract:

Modern and future ultra-deep-submicron (UDSM) technologies introduce several new problems in analog design. Nonlinear output conductance in combination with reduced voltage gain pose limits in linearity of (feedback) circuits. Gate-leakage mismatch exceeds conventional matching tolerances. Increasing area does not improve matching any more, except if higher power consumption is accepted or if active cancellation techniques are used. Another issue is the drop in supply voltages. Operating critical parts at higher supply voltages by exploiting combinations of thin- and thick-oxide transistors can solve this problem. Composite transistors are presented to solve this problem in a practical way. Practical rules of thumb based on measurements are derived for the above phenomena.
Published in: IEEE Journal of Solid-State Circuits ( Volume: 40, Issue: 1, January 2005)
Page(s): 132 - 143
Date of Publication: 03 January 2005

ISSN Information:


References

References is not available for this document.