Combined subthreshold and gate-oxide leakage power reduction in deep-submicron CMOS Circuits | IEEE Conference Publication | IEEE Xplore