HDL filter for optimized area-delay minimization in FPGA synthesis | IEEE Conference Publication | IEEE Xplore