Implementing the high level architecture in the virtual test bed | IEEE Conference Publication | IEEE Xplore