A chip-level process for power switching module integration and packaging | IEEE Conference Publication | IEEE Xplore