Novel low-latency low-power Viterbi decoder traceback memory architecture | IEEE Conference Publication | IEEE Xplore