Technology scaling of critical charges in storage circuits based on cross-coupled inverter-pairs

Soft error rate is an important reliability issue in deep-submicron IC design. Crucial is the impact of technology scaling on the critical charges of SRAM cells and flip-flops. In the present work, this scaling is studied using both circuit simulation and accelerated SER measurement.