A CMOS compatible low power ultra dense capacitor less SOI RAM

This paper presents low power writing mechanisms for the ultra dense capacitor less RAM cell on SOI (silicon-on-insulator). By exploiting band to band tunneling and negative voltages, no current flows in the cell during writing and large programming windows is obtained. First results on data disturb is presented. evidence of a charge pumping related related gate disturb is shown.