Simultaneous analytic area and power optimization for repeater insertion

We present an analytic formula for repeater insertion in global interconnects that simultaneously minimizes silicon device area and power dissipation for a given performance /spl tau//sub crit//K where /spl tau//sub crit/, is the minimum possible delay along a global interconnect, with repeaters inserted, and 0