A practical approach for bus architecture optimization at transaction level | IEEE Conference Publication | IEEE Xplore