Schedulability analysis and optimization for the synthesis of multi-cluster distributed embedded systems

We present an approach to schedulability analysis for the synthesis of multi-cluster distributed embedded systems consisting of time-triggered and event-triggered clusters, interconnected via gateways. We have also proposed a buffer size and worst case queuing delay analysis for the gateways, responsible for routing inter-cluster traffic. Optimization heuristics for the priority assignment and synthesis of bus access parameters, aimed at producing a schedulable system with minimal buffer needs, have been proposed. Extensive experiments and a real-life example show the efficiency of our approaches.