Optimization of test signals for analog circuits | IEEE Conference Publication | IEEE Xplore