Test generation for multiple stuck-open faults in CMOS logic circuits | IEEE Conference Publication | IEEE Xplore