Design and stacking of an extremely thin chip-scale package | IEEE Conference Publication | IEEE Xplore