Hardware implementation of a Montgomery modular multiplier in a systolic array | IEEE Conference Publication | IEEE Xplore