Architectural improvements and FPGA implementation of a multimodel neuroprocessor | IEEE Conference Publication | IEEE Xplore