Hardware implementation of an expandable on-chip learning neural network with 8-neuron and 64-synapse | IEEE Conference Publication | IEEE Xplore