Si nanoprocess for vertical double-gate MOSFET fabrication | IEEE Conference Publication | IEEE Xplore