Two approaches to charge control in saturated logic gates | IEEE Conference Publication | IEEE Xplore