A 60ns 4Mb CMOS DRAM with built-in self-test | IEEE Conference Publication | IEEE Xplore