A 20ns CMOS functionable gate array with a configurable memory | IEEE Conference Publication | IEEE Xplore