A new software tool for testability analysis of complex VLSI devices

A testability analysis tool is presented that uses a set of testability conditions which allow qualitative evaluation of the testability of a VLSI device from the earliest phases of the circuit's design. The tool is written in C and runs under MS-DOS and Unix. It has been used on a number of designs, giving good results that have been verified in practice.<>