Self-Consistent FET Models for Amplifier Design and Device Diagnostics

A procedure has been developed for producing accurate and unique equivalent circuit models for carrier mounted GaAs FETs. The procedure incorporates zero drain-source bias S-parameter tests as well as Fukui-type, dc measurements. Data for 1 µm gate length, 600 µm periphery GaAs FETs are presented.