A testing methodology for large scale hybrid VLSI | IEEE Conference Publication | IEEE Xplore