Singleport/multiport memory synthesis in data path design | IEEE Conference Publication | IEEE Xplore